Skip to content
FASoC site logo
  • Home
  • Resources
    • Auxiliary Cells
    • IP-XACT++ (Extended IP-XACT)
    • SoC Synthesis
    • Synthesizable Analog Generators
  • Publications
  • Team
  • Resources
    • Auxiliary Cells
      • Aux Cell Generation
    • IP-XACT++ (Extended IP-XACT)
      • Datasheet Scrubber
    • SoC Synthesis
    • Synthesizable Analog Generators
      • AD-PLL
        • AD-PLL for BLE transmitter
      • ADC
      • CDC
      • DC/DC Converter
      • Digital LDO
      • Memory Generator
      • Thermal Sensor

Resources

FASoC: Fully-Autonomous SoC Synthesis using Customizable Cell-Based Synthesizable Analog Circuits/Resources
  • Resources
    • Auxiliary Cells
      • Aux Cell Generation
    • IP-XACT++ (Extended IP-XACT)
      • Datasheet Scrubber
    • SoC Synthesis
    • Synthesizable Analog Generators
      • AD-PLL
        • AD-PLL for BLE transmitter
      • ADC
      • CDC
      • DC/DC Converter
      • Digital LDO
      • Memory Generator
      • Thermal Sensor

FASoC: Fully-Autonomous SoC Synthesis using Customizable Cell-Based Synthesizable Analog Circuits

Michigan Engineering

1221 Beal Ave. Ann Arbor, MI 48109-2102

+1 (734) 647-7000

Contact the College

Engineering Intranet

© 2025 The Regents of the University of Michigan | Safety and Security | Acceptable Use |Privacy Policy |U-M Main

Login